A Single-Trim Frequency Reference System With 0.7 ppm/°C From −63 °C to 165 °C Consuming 210 μW at 70 MHz
نویسندگان
چکیده
This article presents a frequency reference system that combines high accuracy and low power consumption using single-point temperature trim batch calibration. The is intended as low-cost fully integrated crystal oscillator replacement. In this system, the oscillation of power-efficient, but process, voltage, (PVT) lifetime (L)-sensitive current-controlled ring (CCO) periodically (re)calibrated by well-behaved stability an untuned LC –based Colpitts (LCO), which optimized for over PVT variations (PVTL). During room factory trim, LCO determined result digitally stored. An on-chip calibration engine tunes CCO to target based on frequency, sensor information, stored trimming thus effectively improving oscillator. relatively high-power heavily duty-cycled minimize overall consumption. A prototype fabricated in 0.13- $\mu \text{m}$ high-voltage (HV) CMOS SOI process assembled plastic package demonstrates inaccuracy lower than ±93 ppm range from −63 °C 165 across 18 samples. presented including voltage regulators sensor, occupies chip area 0.69 mm2 consumes about 64 \text{A}$ single 3.3-V supply. error due supply variation roughly 92 ppm/V. mean shift aging, measured before after six-day storage bake at 175 °C, only 52 ppm.
منابع مشابه
70 MHz CMOS Gm - C Bandpass Filter
This paper discusses a shunt active ûlter intended for installation on a power distribution system. The active ûlter has an additional capability to regulate the distribution line voltage by means of adjusting reactive power. Theoretical analysis investigates the dynamic performance of combined harmonic damping and voltage regulation. As a result, harmonic damping makes it possible to improve t...
متن کاملA 1.02nW PMOS-only, trim-free current reference with 282ppm/°C from -40°C to 120°C and 1.6% within-wafer inaccuracy
A 1.02nW current reference is designed with only PMOS transistors, thereby providing inherently low process variation and enabling trim-free operation. Thirty-two measured chips from 5 corner wafers in 180nm CMOS technology show an untrimmed within-wafer spread (σ/μ) of 1.6% and across-corner wafer-to-wafer spread of ±4.7%. The measured average temperature coefficient is 282ppm/°C from −40°C to...
متن کاملA 95-nA, 523ppm/°C, 0.6-μW CMOS current reference circuit with subthreshold MOS resistor ladder
متن کامل
A 1-μW 600-ppm/◦C Current Reference Circuit Consisting of Subthreshold CMOS Circuits
A low-power CMOS current reference circuit was developed using a 0.35-μm standard CMOS process technology. The circuit consists of MOSFET circuits operating in the subthreshold region and uses no resistors. It compensates for the temperature effect on mobility μ and threshold voltage VTH of MOSFETs and generates a reference current that is insensitive to temperature and supply voltage. Theoreti...
متن کاملar X iv : c s . C C / 0 70 20 47 v 1 8 Fe b 20 07 Hierarchical Unambiguity ∗
We develop techniques to investigate relativized hierarchical unambiguous computation. We apply our techniques to generalize known constructs involving relativized unambiguity based complexity classes (UP and Promise-UP) to new constructs involving arbitrary higher levels of the relativized unambiguous polynomial hierarchy (UPH). Our techniques are developed on constraints imposed by hierarchic...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Solid-state Circuits
سال: 2023
ISSN: ['0018-9200', '1558-173X']
DOI: https://doi.org/10.1109/jssc.2023.3261600